Chih hung kuo

Dual-core virtual platform with QEMU and SystemC

Dual-core platforms are growing as a new industry trend as platforms with only one core cannot easily perform the diverse functions in current embedded system applications, such as …

Cheng shiuan peng
•

A two-pass video encoder by fixed lagrange multipliers

For better video qualities, the video encoders usually adopt the process of Rate Distortion Optimization (RDO) that involves the the cost function with the Lagrange multiplier λ to …

Wei yu chiang
•

Low complexity MAD prediction algorithms for rate controllable H.264/AVC hardware encoders

This paper presents two low complexity macroblock-level MAD (Mean Absolute Difference) prediction algorithms for H.264/AVC rate control. Both of the algorithms consider the …

Li chuan chang
•

Performance analysis and modelling of single-step power control in finite state Markov channel under different feedback channels

We investigate a commonly used power control scheme called single-step power control (SSPC) in finite state Markov channel (FSMC). The performance of SSPC is highly affected by two …

Min kuan chang
•

Hardware/Software Codesign of a Low-Cost Rate Control Scheme for H.264/AVC

This paper presents a low-complexity rate control (RC) framework for H.264/advanced video coding (AVC) encoders on embedded systems. We consider not only the rate-distortion …

Chih hung kuo
•

An Embedded Space-Time Coding (STC) Scheme for Broadcasting

An embedded space-time coding method is proposed for wireless multimedia broadcast with heterogeneous receivers. In the proposed system, a transmitter sends out multi-layer source …

Chih hung kuo
•

A Real Time and Low Cost Hardware Architecture for Video Abstraction System

In this paper, we propose a real time hardware architecture with low cost for histogram difference calculator to process and low-level extraction in our video abstraction system. …

Li chuan chang
•

Frame Based Error Concealment in H.264/AVC by Refined Motion Prediction

In the transmission of low bit-rate video bit-stream, a packet loss usually results in whole frame loss, and the frame based error concealment (FBEC) becomes a necessary technique …

Hsin ju feng
•

Serial Low Power Bus Coding for VLSI

In this paper, we present a serial coding method to reduce the bus transition activity and implement error control code to reduce bit error probability. We propose two kinds of …

Chih hung kuo
•