We focus on edge circuit, system, and algorithm design and optimization.
Efficient circuit architectures for low-power AI inference on edge devices.
Model compression techniques and system optimizations for deploying AI models on resource-constrained edge devices.
Hardware-friendly entropy coding algorithms and accelerator architectures for efficient data compression.
Hardware–software co-design techniques for accelerating genomic sequence alignment.